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ABSTRACT: Semiconductor nanowires have been the subject of intensive research investment over the past few decades.  Their 
physical properties afford them applications in a vast network of active microelectronic research fields, including logic device scal-
ing in very large scale integrated circuits, sensor devices and energy harvesting.  A range of routes to semiconductor nanowire pro-
duction have opened up due to advances in nanowire fabrication techniques over the last number of decades.  These nanowire fab-
rication routes can usually be categorized into one of two paradigms, bottom-up or top-down.  Microelectronic systems typically 
rely on integrated device platforms, where each device and component thereof can be individually addressed.  This requirement for 
precise addressability places significant demands on the mode of fabrication, specifically with regard to device definition, place-
ment and density, which have typically been strengths of top-down fabrication processes.  However, in recent years advances in 
bottom-up fabrication processes have opened up the possibility of a synergy between bottom-up and top-down processes to achieve 
the benefits of both.  This review article highlights the important considerations required for the continued advancement of semi-
conductor nanowire fabrication with a focus on the application of semiconductor nanowire fabrication for next-generation field-
effect transistor devices.  
1 
Semiconductor nanowires are pseudo 1-D structures where the 2 
magnitude of the semiconducting material is confined to a 3 
length of less than 100 nm in two dimensions.  Semiconductor 4 
nanowires have a vast range of potential applications
1
, includ-5 
ing electronic (logic devices, diodes)
2
, photonic (laser, photo-6 
detector)
3–5
, biological (sensors, drug delivery)
6
, energy (bat-7 
teries, solar cells, thermoelectric generators)
7,8
, and magnetic 8 
(spintronic, memory)
9–11
 devices.  Semiconductor nanowires 9 
can be fabricated by a range of methods which can be catego-10 
rised into one of two paradigms, bottom-up or top-down.  11 
Bottom-up processes can be defined as those where structures 12 
are assembled from their sub-components in an additive fash-13 
ion.  Top-down fabrication strategies use sculpting or etching 14 
to carve structures from a larger piece of material in a subtrac-15 
tive fashion.  The challenge of continuous microelectronic 16 
device scaling to meet industry targets, e.g. ‘Moore’s Law’
12
, 17 
and the diversification of the microelectronics industry into 18 
new materials for specialized applications (‘More than 19 
Moore’)
12
, has motivated research in semiconductor nanowires 20 
for the past number of decades.  The massive competition for 21 
a share of the global 304 billion USD semiconductor market
13
, 22 
has driven the expansion of the semiconductor nanowire re-23 
search area, resulting in the evolution of, new fabrication 24 
techniques, innovative processes, new materials and creative 25 
advancements in semiconductor nanowire device design. 26 
Nanowire materials offer a number of benefits over conven-27 
tional planar materials for FET applications.  Firstly, nan-28 
owires offer the option of creating gate-all-around (GAA) 29 
architectures, which allow for more efficient control over 30 
charge carriers in the channel of FET devices, thus reducing 31 
short channel effects caused by drain induced barrier lowering 32 
(DIBL).
14–16
  The use of multi-gate architectures such as the 33 
GAA architecture, facilitates the formation of shorter channel 34 
devices, and thus allows for increased device density to be 35 
achieved on a given chip.  Additionally, fabrication of nan-36 
owires of a wide range of materials has been demonstrated 37 
which may not be readily produced in wafer form.
1,17–22
 38 
This review aims to summarize and compartmentalize the 39 
various approaches taken by both the bottom-up and top-down 40 
paradigms in this field, whilst identifying potential spaces in 41 
which both top-down and bottom-up approaches may be used 42 
in tandem.  Primarily, this review will focus on Si and promis-43 
ing high charge carrier mobility materials for logic device 44 
applications, although, as mentioned previously the nanowire 45 
fabrication routes highlighted herein are also relevant to a 46 
whole host of potential device applications. 47 
Firstly, the major fabrication routes to produce semiconductor 48 
nanowires in both paradigms will be discussed, whilst identi-49 
fying recent advances and highlighting the benefits and draw-50 
backs of these routes.  The synergistic use of both top-down 51 
and bottom-up approaches to produce structures unattainable 52 
by either route alone will also be considered.  Next, the most 53 
promising materials for high mobility logic device fabrication 54 
  
2 
will be considered.  The current issues with processing these 1 
materials within each fabrication paradigm will also be ad-2 
dressed. 3 
 4 
5 
6 
Numerous routes exist to the bottom-up fabrication of semi-7 
conductor nanowires.  The vapor-liquid-solid (VLS) mecha-8 
nism and analogues thereof, is the most commonly used route 9 
to semiconductor nanowire production.
1,23,24
  The VLS mecha-10 
nism relies on a vapor phase precursor of the nanowire materi-11 
al which impinges on a liquid phase seed particle, from which 12 
unidirectional nanowire growth proceeds.  The choice of an 13 
appropriate seed material has the benefit of allowing control 14 
over the diameter of the nanowires produced, whilst the seed 15 
material can also significantly affect the crystalline quality of 16 
the nanowire.
25,26
  At this point, the importance of selection of 17 
an appropriate precursor material should be highlighted.  18 
Within a given precursor, MRx, where ‘M’ represents the sem-19 
iconductor element, or elemental component of a compound 20 
semiconductor, and ‘R’, represents a ligand.  The M-R bond 21 
should be sufficiently labile under nanowire synthesis condi-22 
tions to directly liberate reactive M species for nanowire 23 
growth, or to disproportionate forming reactive M species 24 
indirectly.
27,28
  Furthermore, the R group liberated upon pre-25 
cursor decomposition should ideally exist as a gas phase spe-26 
cies to prevent contamination of the nanowire product with 27 
liquid or solid phase by-product.  Consequently, metal hy-28 
drides are often used as precursor compounds for nanowire 29 
growth, as H2 gas is an especially clean by-product which has 30 
the benefit of inhibiting undesirable oxide formation for non-31 
oxide semiconductor nanowire growth.  Metal hydride precur-32 
sors are commonly used in the growth of nanowires by chemi-33 
cal vapor deposition (CVD), given that metal hydrides such as 34 
SiH4 and GeH4 generally exist as gas phase compounds
29
.  35 
Metal-organic precursors, such as diphenylsilane and diphe-36 
nylgermane, often used in solution phase and supercritical 37 
fluid phase nanowire synthesis can produce carbonaceous by-38 
products which may be difficult to completely separate from 39 
the nanowire product.
30,31
  Semiconductor nanowire synthesis 40 
conditions often encourage the formation of reactive radical 41 
species which can initiate polymerisation reactions resulting in 42 
unwanted contaminating by-products,
32
 and as such, precursor 43 
design should always be considered when designing an exper-44 
iment for semiconductor nanowire synthesis.  Analogues of 45 
the VLS mechanism include supercritical fluid-liquid-solid 46 
(SFLS)
24
, supercritical fluid-solid-solid (SFSS),
33,34
 solution-47 
liquid-solid (SLS)
35
, vapor-solid-solid (VSS)
36,37
 and oxide 48 
assisted growth (OAG)
38
 mechanisms.  Common to all of the-49 
se analogues is the existence of a collector or seed particle 50 
which acts as a sink for the nanowire material, and from which 51 
unidirectional growth proceeds.
39
  Conventionally, the seed 52 
particle is a metal with which the nanowire material or com-53 
ponent thereof forms an alloy.  However, autocatalytic or self-54 
seeded semiconductor growth has also been demonstrated.
40–46
  55 
Self-seeded VLS-type nanowire growth is most commonly 56 
observed for compound materials such as InP, GaN and SnO2 57 
whereby the metallic component of the material, In, Ga and Sn 58 
for InP, GaN and SnO2 respectively, forms seed particles for 59 
nanowire growth of the compound material.
45–47
  However, 60 
there have also been reports of self-seeded nanowire growth 61 
for elemental materials where a VLS-type mechanism has 62 
been invoked.
48
  The most commonly used metal catalyst for 63 
VLS-type nanowire growth is Au, prepared either as colloidal 64 
Au nanoparticles or as an evaporated or sputtered thin film.  65 
However, Au is inherently incompatible with semiconductor 66 
device manufacturing.  Au has a high diffusivity in Si and also 67 
acts as a deep level acceptor and thus has detrimental effects 68 
on device performance.
49–51
  Furthermore, Au is a highly inert 69 
material which makes cleaning of instrumentation contaminat-70 
ed with Au extremely difficult.  For example, traditional Au 71 
etchants include aqua regia (concentrated nitric acid and hy-72 
drochloric acid solution), KI/I2 solution and alkali cyanide 73 
solutions, all of which would corrode stainless steel equipment 74 
and in the case of alkali solutions result in detrimental effects 75 
on semiconductor device performance, such as shifting of 76 
threshold voltage (Vt).
52,53
 Consequently, there has been sig-77 
nificant research into alternative, complementary metal-oxide-78 
semiconductor (CMOS) production compatible, metal seeds 79 
for catalyzed VLS semiconductor nanowire growth.
54–56
  Ac-80 
ceptable metals should have ionization energies far from the 81 
mid band-gap region of the semiconductor material.  Si nan-82 
owire growth has been demonstrated using a number of Si 83 
CMOS compatible metals including Bi
35
 and Al.
57  
Great care 84 
must be applied even when using CMOS compatible metals 85 
for nanowire growth, as these metals can still act as active 86 
dopants in the nanowire material.  Al, for example can readily 87 
migrate through Si via interstitial sites in the Si lattice, thus 88 
acting as an n-type dopant in Si.
58,59
  Furthermore, Si migration 89 
through the Al metal is also possible and may dramatically 90 
affect the electrical performance of the nanowire material.
60
  A 91 
seed metal, such as Al may also be beneficial for preparation 92 
of an Ohmic contact to the nanowire tip, thus facilitating nan-93 
owire FET device formation. 94 
One benefit of bottom-up nanowire growth over top-down 95 
processing is that nanowires grown by bottom-up methods 96 
may be doped in-situ during crystal growth by incorporating 97 
dopant precursors in the nanowire synthesis procedure.  Con-98 
sequently, bottom-up grown nanowires may not require de-99 
structive techniques such as ion implanting to generate addi-100 
tional charge carriers.  Ion implanting can destroy atomic or-101 
dering in the implanted region of the semiconductor crystal 102 
and requires subsequent thermal annealing steps to restore 103 
crystal ordering.
61
 104 
In addition to VLS-type nanowire growth mechanisms there 105 
exists a range of other routes to produce bottom-up grown 106 
nanowires.  These routes, which do not invoke the VLS 107 
growth mechanism include, oriented attachment,
62,63
 metal 108 
organic vapor phase epitaxy (MOVPE),
64,65
 molecular beam 109 
epitaxy (MBE),
66
 soft templating,
22,67,68
 dislocation driven uni-110 
directional growth
42
 and crystal habit modification.
69–71
 111 
112 
Bottom-up grown semiconductor nanowires fabricated by the 113 
methods outlined above are typically produced as entangled 114 
meshes of nanowires and as a result lack the periodic ordering 115 
and placement required for large-scale semiconductor device 116 
processing.  Figure 1 displays an SEM image of an entangled 117 
mesh of SiO2-coated Ge nanowires. 118 
  
3 
Recently there have been a number of techniques developed to 1 
align semiconductor nanowires produced as entangled mesh-2 
es.
72
  Examples include alignment of polar nanowires within 3 
strong electric fields,
73,74
 dielectrophoresis,
75,76
 microfluidic 4 
alignment,
77
 lubricant-assisted contact printing,
78–80
 and evapo-5 
ration-induced alignment.
81–83
  Electric field-based alignment 6 
techniques, including dielectrophoresis, have been shown to 7 
allow precise control over nanowire position with respect to 8 
metallic contact pads, however, these techniques have not yet 9 
demonstrated the high density of aligned nanowires required 10 
for high volume manufacturing (HVM), which is currently 11 
approaching a device half-pitch of 20 nm.
12
  Figure 2 displays 12 
images of nanowires aligned by dielectrophoresis at a pitch of 13 
~ 20 µm. 14 
Microfluidic alignment, contact printing and evaporation in-15 
duced alignment techniques have all demonstrated the capabil-16 
ity to create parallel nanowire arrays, in some cases with high 17 
areal density.  Fan et al., for example, have demonstrated 18 
aligned nanowires at a density of ~10 nanowires/µm.
78
  How-19 
ever, these techniques lack the prerequisite precision of con-20 
trol over nanowire placement, required for individual nan-21 
owire addressability within very large scale integrated circuit 22 
(VLSI) technology.  Nevertheless, such techniques have been 23 
used not only to demonstrate successful individual device 24 
operation, but, also to demonstrate integrated devices in a fully 25 
functioning nano-processor.
79
 26 
 27 
 28 
Figure 1. An SEM image of an entangled mesh of SiO2-coated Ge 29 
nanowires grown from colloidal Au nanoparticles by the SFLS 30 
method. 31 
32 
Figure 2. Optical dark-field and DUV images of nanowires as-33 
sembled onto electrodes by dielectrophoresis: (a) dark-field image 34 
of defect-free nanowire assembly arranged on electrode arrays 35 
(scale bar = 200 µm), (b) high magnification dark-field image of 36 
nanowires aligned on 2 µm wide electrodes (scale bar = 20 µm) 37 
and (c) DUV image of a single nanowire aligned on electrodes 38 
separated by 12 µm (scale bar = 4 µm).76 39 
A change of direction may be required for bottom-up ap-40 
proaches to achieve the requisite nanowire density, placement 41 
control and alignment required for VLSI manufacturing.  High 42 
density vertical semiconductor nanowire films have been pro-43 
duced using a range of bottom-up techniques.  These tech-44 
niques include, epitaxial nanowire growth,
25,57,65,84–89
 and hard-45 
templated nanowire growth.
90,91
  Figure 3 shows an SEM im-46 
age of vertically aligned epitaxially grown nanowires, where 47 
the diameter was controlled by an anodized aluminium oxide 48 
(AAO) template.  49 
The epitaxial route to semiconductor nanowire synthesis has 50 
the advantage of controlling nanowire crystal orientation  51 
 52 
Figure 3. SEM image of epitaxial vertical Si nanowire arrays 53 
grown within an AAO hard template (template removed in 54 
image).  Nanowire crystal orientation is controlled epitaxially 55 
by the substrate, whilst diameter and placement of the nan-56 
owires is controlled by the template.
90
 57 
  
4 
through the selection of an appropriate substrate crystal orien-1 
tation.  Wang et al. for example, have demonstrated the epi-2 
taxial growth of vertically aligned <111> oriented Si nan-3 
owires on a <111> Si substrate by CVD using an Al catalyst.  4 
Nanowires can also be produced epitaxially when there is a 5 
large lattice mismatch between the nanowire material and the 6 
substrate material.  Tomioka et al. reported the growth of 7 
<111> oriented InAs nanowires on a Si <111> substrate, de-8 
spite an 11.6 % lattice mismatch between the two crystals, by 9 
using a ‘selective area’ MOVPE technique whereby lattice 10 
mismatch strain was dissipated by limiting the interfacial area 11 
between the two crystals.
65
  A patterned amorphous SiO2 thin 12 
film, prepared by electron beam lithography and etching, acted 13 
as a mask for growth of the nanowires by vapor phase epitaxy.  14 
Shimizu et al. have shown that the combined use of epitaxial 15 
nanowire growth and an ordered template such as AAO to 16 
control the position of these nanowires, allows a route to or-17 
dered arrays of vertically aligned, coaxial, Si nanowires suita-18 
ble for use in vertical nanowire device fabrication (figure 3).
90
  19 
Ordering of pores in AAO spontaneously occurs during AAO 20 
formation as a mechanism to reduce internal strain in the AAO 21 
film.
92
  The formation of AAO with hexagonally close packed 22 
(HCP) pores can be considered a bottom-up process, as the 23 
pores self-assemble into a HCP arrangement from an initial 24 
disordered state, pore by pore.
92
 25 
26 
There have been several reports of field effect transistor (FET) 27 
devices produced using vertically aligned, bottom-up grown 28 
semiconductor nanowires.
93–100
  Figure 4 shows electron mi-29 
croscopy images of vertical Si nanowires used to create verti-30 
cal nanowire FET devices.  The reported devices showed rea-31 
sonable performance characteristics with observed ION/IOFF 32 
ratios > 10
5
 and a sub-threshold slope of 120 mV/decade, alt-33 
hough their performance was still significantly poorer than 34 
current state-of-the-art, top-down, strained Si devices.
14,101
  35 
The vertical nanowire devices demonstrated significantly low-36 
er on/off ratios and shallower sub-threshold slopes than their 37 
top-down counterparts.  The reasons for their inferior perfor-38 
mance can be attributed to a number of issues including, con-39 
tact resistance at the source and drain interfaces, non-uniform 40 
dopant distribution within the nanowire channel, charge trap-41 
ping at the 42 
 43 
 44 
Figure 4. Vertically aligned, epitaxial, Au seeded, Si nanowires 45 
with thermally grown SiO2 shells.  Scale bars represent lengths of 46 
1 µm, 75 nm and 4 nm in (a), (b) and (c) respectively.99 47 
gate dielectric interface, or charge carrier recombination due to 48 
Au incorporation within Au-seeded Si nanowires.  Some of 49 
these issues may be rectified, for example, the choice of an 50 
appropriate seed metal for nanowire growth is important.  Not 51 
only should the seed metal allow production of the desired 52 
nanowire structure, the metal should also have an appropriate 53 
work function to form an ohmic contact to the semiconductor 54 
nanowire.
102,103
  Au tends to form Schottky contacts to n-Si 55 
resulting in high contact resistance to the semiconductor nan-56 
owire channel.
104
  The choice of metal also depends strongly 57 
on the majority charge carrier and carrier concentration in the 58 
nanowire device, for example p-type devices require metals 59 
with increased work function values compared to n-type de-60 
vices, and higher semiconductor charge carrier concentrations 61 
result in reduced depletion layer widths at the metal-62 
semiconductor junction which facilitates carrier tunnelling and 63 
thus reduced contact resistance.
104
  Alternatively, the option 64 
exists to use a seed metal which has an inappropriate work 65 
function to produce the nanowires and subsequently strip this 66 
metal away by chemical etching, followed by the deposition of 67 
a suitable electrical contact metal.  However, this approach 68 
introduces additional device processing steps and complete 69 
removal of the seed metal after chemical etching is unlikely, 70 
especially when alloys may have formed with the semiconduc-71 
tor during nanowire growth.  The issue of dopant distribution 72 
is critical to device performance.  A homogeneous, activated 73 
dopant distribution is desired within semiconductor devices in 74 
order to assure a stable threshold voltage (Vt).
105
  Perea et al. 75 
have mapped the dopant distribution within an individual VLS 76 
grown Ge nanowire, and have shown the dopant distribution 77 
to be non-uniform along the nanowire growth axis and radially 78 
across the nanowire.
106
  Techniques such as single ion implan-79 
tation have been shown to improve the homogeneity of dopant 80 
incorporation in the nanowire structure resulting in improved 81 
Vt stability from device to device.
105
  A number of approaches 82 
have been taken to improve semiconductor nanowire surface 83 
passivation to remove surface state charge trapping sites, 84 
which can have capacitive effects at the nanowire surface and 85 
hinder device performance.  These approaches include organic 86 
passivation of the nanowire surface,
107–110
 deposition of dielec-87 
tric materials such as SiO2, and Al2O3 and nitridation or sulfi-88 
dation of the nanowire surface.
111,112
  Finally, issues arising 89 
due to metal dopants from the catalyst metal particle can be 90 
negated through the use of an appropriate metal for the semi-91 
conductor of choice.  The metal should not have ionization 92 
energies at or near the centre of the band-gap of the semicon-93 
ductor, e.g. Al or Bi for Si.  Once the outstanding issues de-94 
tailed above have been addressed, bottom-up grown vertical 95 
nanowire FETs may become a practical route toward contin-96 
ued device footprint scaling within VLSI technology. 97 
98 
There are a number of outstanding issues associated with the 99 
integration of bottom-up grown semiconductor nanowires into 100 
conventional integrated circuit (IC) design and processing.  101 
Conventional IC design is based on the active channel of the 102 
logic devices lying coplanar to the Si wafer substrate, and 103 
requires a very high degree of control over placement of the 104 
devices so that they may be individually addressed for suc-105 
cessful IC operation.  Traditionally, bottom-up grown semi-106 
conductor nanowires are grown as entangled meshes and con-107 
sequently lack the prerequisite ordering, and control of place-108 
  
5 
ment required for IC manufacturing.
24,40,113
  Although there 1 
have been recent advances in extracting nanowires from such 2 
entangled meshes and aligning them on substrates, these ap-3 
proaches can produce neither the high density of nanowires 4 
desired, nor the large scale areal coverage required, for 5 
HVM.
74–77,79,81,114
  As such, industrial applications of entangled 6 
meshes of semiconductor nanowires may be limited to the 7 
production of nanowire composites, which may have applica-8 
tions in areas such as batteries, flexible electrodes and thermo-9 
electric generators.
115–117
  However, there still remains signifi-10 
cant value to be gained from the study of individual, novel, 11 
nanoscale structures, from a conceptual standpoint.  Given the 12 
issues associated with the alignment of bottom-up grown sem-13 
iconductor nanowires in the substrate coplanar orientation, it 14 
seems imperative that another route to IC fabrication be de-15 
vised.  Perhaps the most promising route toward integration of 16 
bottom-up grown semiconductor nanowires into an IC com-17 
patible arrangement is that of a vertically oriented active chan-18 
nel with respect to the substrate.  Transferring to a vertical 19 
orientation would be a huge change for a very mature technol-20 
ogy.  However, recent developments in the industry with the 21 
adoption of tri-gate and finFET structures have shown that 22 
movement out of the plane of the Si substrate is possible and 23 
as such presents an opportunity for the development of 3-D 24 
device architectures.
118
  Advances in CVD techniques for nan-25 
owire growth have allowed the production of epitaxial nan-26 
owires whereby the crystalline orientation of the nanowires 27 
with respect to a substrate is controlled at the epitaxial inter-28 
face. Operational vertically integrated nanowire field effect 29 
transistors (VINFETs), produced using bottom-up grown sem-30 
iconductor nanowires have been reported by several 31 
groups.
96,99,100,119
  The VINFET concept remains a viable op-32 
tion for future semiconductor device processing as it potential-33 
ly offers a route to high density stacks of GAA nanowire FET 34 
devices.  The vertical orientation with respect to the substrate 35 
allows devices to be stacked on the substrate which ultimately 36 
increases the density of devices and thus computing power per 37 
chip area.  A wrap around gate or GAA structure also offers 38 
superior electrostatic control of the channel compared to cur-39 
rent devices in production, which may allow improved switch-40 
ing of the device.  However, a great amount of work is still 41 
required to individually contact each device within such a high 42 
density, stacked architecture and consequently IC fabrication 43 
using VINFET devices is still in its infancy.  Furthermore, the 44 
International Technology Roadmap for Semiconductors 45 
(ITRS) has targeted a line width roughness (LWR) value of 46 
1.4 nm 3σ for device structures by 2015.
12
  LWR values in the 47 
targeted range are not yet achievable in semiconductor nan-48 
owire fabrication by bottom-up means, where the narrowest 49 
nanowire diameter distributions typically possess 3σ values of 50 
approximately 3 nm.
120,121
  Consequently, further work is re-51 
quired in the areas of alloy engineering and nanowire catalyst 52 
control to achieve the targeted control of nanowire diameter 53 
for device components in future VLSI manufacturing.  Bot-54 
tom-up grown nanowires are expected to possess fewer sur-55 
face dangling bonds than their top-down analogues, which are 56 
fabricated by etching.  A reduction in dangling bond density 57 
for bottom-up grown nanowires can be attributed to nanowire 58 
surface faceting during nanowire growth, which is driven by a 59 
reduction in the surface chemical potential and atomic diffu-60 
sion during crystal growth.
122
  Surface dangling bonds can trap 61 
charge carriers in the nanowire thus reducing carrier density, 62 
and also inhibit effective gating of nanowire FETs by intro-63 
ducing interface states at the semiconductor-dielectric inter-64 
face.
56,123
  Additional annealing steps are typically employed in 65 
top-down fabrication to reduce nanowire surface roughness 66 
and dangling bond density to improve electrical performance 67 
of top-down fabricated nanowires.
123–125
 68 
69 
70 
Optical lithography has been the industry standard for semi-71 
conductor device definition and placement for decades.  In 72 
that time there have been significant developments in optical 73 
lithography, both in terms of resist technology and optics.
126–74 
129
  There has been a general trend toward shorter wavelength 75 
radiation sources to achieve higher image resolution as given 76 
by the relationship in equation 1 derived from the Rayleigh 77 
criterion.
129
       78 
  79 
NA
k
CD

  (1) 
CD represents the minimum critical dimension that can be 80 
imaged in a photoresist using a given process having a process 81 
latitude factor of k, an emission wavelength λ (nm), and a nu-82 
merical aperture NA, where NA = nsinθ, where n represents the 83 
refractive index of the medium in which the final projection 84 
lens is operating and θ represents the half-angle of the maxi-85 
mum cone of light that exits the final lens of the system.  In 86 
the 1970s, Hg G-line emission, at a wavelength of 436 nm, 87 
was the light-source of choice for optical lithography.  Current 88 
VLSI manufacturing employs an ArF laser with an emission 89 
wavelength of 193 nm.  In addition to reducing the wavelength 90 
of the radiation source, other measures have also been taken to 91 
improve image resolution.  DUV scanners and steppers regu-92 
larly incorporate a reduction lens as the final projection lens of 93 
the lithography system.  Reduction lenses typically allow 4 × 94 
or 5 × reduction of features in the photomask.
128
  The use of 95 
reduction lenses in scanners and steppers results in a conse-96 
quent scaling of the image field, which translates as an in-97 
crease in the number of exposure fields per wafer and thus a 98 
lower throughput of wafers.  Consequently, 2 × reduction 99 
lenses are often used as a compromise between reduced fea-100 
ture size (CD) and wafer throughput.  Although reduction 101 
lenses do not increase the resolution of the lithography pro-102 
cess, they can be used to scale larger features in the photomask 103 
to a fraction of that size in the image projected on the photore-104 
sist.  This scaling reduces some of the demands placed on 105 
mask manufacturing, as low density larger features are typical-106 
ly produced with fewer defects than high density, smaller fea-107 
tures in mask  108 
  109 
  
6 
 
Figure 5. TEM image of a cross-section of a 10 nm × 40 nm Si nanowire produced from SOI using a 193 nm immersion lithography pro-
cess incorporating resist trimming steps and overetching.130 
fabrication.  Interference lithography can be used to create 1 
arrays of features with CD values a fraction of the wavelength 2 
of the radiation source.
128,131–133
  Interference lithography re-3 
quires a number of coherent beams of radiation to be focused 4 
on a spot to create an interference pattern, where the period of 5 
the pattern is a fraction of the initial radiation wavelength.  6 
Typically interference lithography is only used to produce 7 
arrays of structures such as gratings.  Immersion lithography is 8 
a technique whereby the final projection lens of the radiation 9 
source is immersed in a medium with a higher refractive index 10 
than air, e.g. water 1.436 at 193 nm.  Increasing the refractive 11 
index of the medium in which the final lens operates, effec-12 
tively increases the NA value of the system and as such reduc-13 
es the minimum CD of features that can be imaged in the pho-14 
toresist.
128
      Media with higher refractive indices than water 15 
are also being investigated to further increase the process reso-16 
lution.
128
  The ‘k-factor’ or process latitude factor given in 17 
equation 1, is a broad term which depends on a number of 18 
process dependant parameters.  The ‘k-factor’ accounts for 19 
photoresist effects, developer effects and reticle (photomask) 20 
effects, amongst others, and as such is a difficult term to pre-21 
dict for a new process. In essence, a high ‘k’ value is repre-22 
sentative of a lower resolution process, where process parame-23 
ters limit the achievable resolution.  Typical ‘k’ values can be 24 
as low as 0.15, thus allowing features with dimensions a frac-25 
tion of the wavelength of the incident light, to be imaged in 26 
the photoresist.
128,134
  Techniques that can be used to reduce 27 
‘k’ values include the use of high resolution resists and resist 28 
trimming processes, as shown in figure 5.
129,134
  However, 29 
even with such low ‘k’ values, achieving the high feature den-30 
sities desired for current semiconductor device production 31 
requires further process developments such as, optical proxim-32 
ity correction (OPC),
126,135
 phase shift masks (PSM),
136
 and 33 
double patterning (figure 6).
16,130
  Ultimately continued device 34 
scaling and increased device density may require extreme ul-35 
tra-violet (EUV) or x-ray lithography (XRL) due to the dra-36 
matically reduced wavelengths of these techniques, typically 37 
13.5 nm for EUV and < 1 nm for XRL, compared to current 38 
UV lithography techniques.  Whilst short wavelength tech-39 
niques like EUV and XRL offer significant potential for nano-40 
lithography, they do have drawbacks.  EUV lithography tools 41 
have to operate in vacuum due to strong EUV absorption by 42 
air.  Consequently, EUV resists should not be volatile or swell 43 
or under vacuum.
137
  Additionally, the requirement for loading 44 
and unloading wafers from vacuum chambers puts significant 45 
time demands on the process.  Furthermore, shot noise, prox-46 
imity effects and flare issues remain outstanding, all of which 47 
will hinder the ultimate resolution of the lithography process.  48 
XRL too has a number of issues which may prove to be pro-49 
hibitive for HVM.  XRL requires synchrotron radiation 50 
sources which may prove to be too large an investment for an 51 
unproven manufacturing process with considerable associated 52 
risk.  However, XRL does not demonstrate the significant, 53 
detrimental, radiation-material interactions observed for EUV 54 
and as such it remains a pursued and viable option for further 55 
technological development.
129
  56 
The significant technological advancements in the field of 57 
optical lithography outlined above demonstrate the suitability 58 
of these techniques to fabricate ordered arrays of semiconduc-59 
tor nanowires with excellent control over placement and fea-60 
ture-size.  Lateral nanowires may be fabricated from layered 61 
substrates such as silicon-on-insulator (SOI), or epitaxial thin 62 
films, prepared by molecular beam epitaxy (MBE), or metal 63 
organic vapour phase epitaxy (MOVPE).  Arrays of lateral 64 
nanowires can be prepared by fabricating gratings or line 65 
structures in the resist material and transferring the grating 66 
pattern to the substrate through the use of an appropriate etch 67 
process.  Figure 5 displays a TEM image of a cross-section 68 
through a 10 nm wide Si nanowire fabricated from SOI using 69 
193 nm immersion lithography. 70 
Similarly, vertical nanowires may be prepared from bulk or 71 
layered substrates by using a resist mask consisting of dot or 72 
polygonal structures with maximum lateral dimensions below 73 
100 nm and transfer of the mask pattern deep in to the sub-74 
strate, again using an appropriate anisotropic etch process.
138
  75 
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Figure 6.  Schematic of a number of approaches for double-patterning lithography.  CMP, refers to chemical mechanical planarisation.128 
Inductively coupled plasma (ICP) and reactive ion etch (RIE) 1 
techniques are most commonly used for pattern transfer, alt-2 
hough anisotropic wet etch and metal assisted etch (MAE) 3 
procedures have also been used.
138,139
 4 
5 
6 
A number of lithography processes are being considered to 7 
extend lithography scaling beyond current UV lithography 8 
capabilities, for semiconductor device manufacturing.  These 9 
techniques include, electron beam lithography (EBL),
124,140,141
 10 
nanoimprint lithography (NIL),
142,143
 XRL,
144,145
 EUV lithog-11 
raphy,
146,147
 scanning probe lithography (SPL),
148
 ion beam 12 
lithography (IBL),
149,150
 and electron beam induced deposition 13 
(EBID) lithography.
151–153
  EBL is at the heart of many of these 14 
techniques, including the optical lithography processes.  EBL 15 
is generally used for the fabrication of high-resolution photo-16 
masks for DUV, EUV and XRL.  NIL stamps are also pro-17 
duced using EBL direct-write processes.  EBID lithography is 18 
essentially an EBL process that incorporates the use of a gas 19 
injection system which disperses a gaseous precursor that de-20 
composes under the electron beam and directionally deposits 21 
on the substrate surface forming a mask.  As such, current and 22 
future VLSI manufacturing is heavily dependent on the devel-23 
opment of EBL processes and instrumentation.  EBL has been 24 
shown to be capable of producing sub-10 nm features at sub-25 
20 nm pitches.
154,155
  Figure 7 displays examples of high-26 
resolution EBL processes used to produce line-widths as small 27 
as 4.5 nm at pitches as low as 9 nm.  28 
However, the primary concern with the implementation of 29 
EBL techniques in HVM is the low throughput of wafers due 30 
to the exposure times required for full wafer layouts.  Expo-31 
sure times depend on several factors which include the tone of 32 
the resist, the area of the wafer to be exposed, the electron 33 
beam current, electron energy, and the sensitivity of the resist 34 
(electron dose required to completely chemically alter the re-35 
sist).
129,156
  Resist technology may have a significant role to 36 
play in the reduction of EBL exposure times.  Increasing the 37 
resist sensitivity will significantly reduce the required time for 38 
exposure; however, increased sensitivity should not compro-39 
mise the ultimate resolution of the resist.  Hydrogen silsesqui-40 
oxane (HSQ), the smallest member of the polyhedral oligo-41 
meric silsesquioxane (POSS) family, is an example of one of 42 
the highest resolution negative-tone EBL resists.  However, 43 
HSQ exposure doses are considered too high for use in HVM.  44 
Chemically amplified resists (CARs) have been developed 45 
with significantly increased sensitivity with respect to HSQ, 46 
but these resists offer lower ultimate resolution.  The field of 47 
EBL resist research is an active one and recent demonstrations 48 
of EBL using analogues of HSQ with increased electron beam 49 
sensitivity are promising.
157
 50 
Multi-beam EBL systems are under development which will 51 
increase wafer throughput either through beam-splitting tech-52 
niques, or through the use of instruments with multiple elec-53 
tron sources, however, the technology is still not mature and 54 
as  55 
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 1 
Figure 7. High resolution features produced by EBL: (a) 8 nm 2 
diameter strained n-Si nanowires produced using a hydrogen 3 
silsesquioxane (HSQ) EBL process for gate all-around FET de-4 
vices and (b) nested lines at a pitch of 14 nm.124,155 5 
such has yet to be implemented on a HVM scale.
158
  Lee et 6 
al.
159
 have reported a particularly innovative example of multi-7 
beam EBL using a Si crystal as an electron beam mask (figure 8 
8).  A transmission electron microscope (TEM) was used to 9 
create arrays of electron beams where the shape and separation 10 
of the beams was governed by the crystal structure and crystal 11 
orientation of the mask with respect to the incident electron 12 
beam.  Atomic resolution images of the Si crystal lattice were 13 
magnified and projected onto HSQ films creating arrays of 14 
nanostructures in the resist.  This technique shows promise for 15 
increased throughput where periodic arrays of simple na-16 
noscale structures are desired.   17 
Arrays of dot structures produced by EBL can be used to fab-18 
ricate vertical nanowire arrays through the use of a deep aniso-19 
tropic etch.
160–162
  The use of an etch resistant material to form 20 
the dot structures is paramount to facilitate deep etching to 21 
form high aspect ratio nanowires.  Typically, Al2O3, Al, and 22 
SiNx, have been used as etch masks for vertical Si nanowire 23 
fabrication.  Figure 9 shows an SEM image of arrays of verti-24 
cal Si nanowires produced using an EBL process.
162
  25 
Commonly encountered issues for EBL processes include 26 
electron-substrate or electron-resist interactions and surface 27 
charging of insulating substrates.  Electron-substrate and elec-28 
tron-resist effects can be grouped into three sub-classes, for-29 
ward scattered electrons (scattering angle < 90°), back-30 
scattered electrons (scattering angle > 90°) and secondary 31 
electrons.
129
  Forward scattered electron effects are most im-32 
portant within the resist as electrons which are forward scat-33 
tered in the substrate have little contribution to resist exposure.   34 
 35 
Figure 8. Arrays of HSQ nanostructures produced using projec-36 
tion of the atomic lattice of a Si crystal (a) and (e) in a TEM.  37 
SEM images (b-d) and (f-h) respectively show the critical dimen-38 
sion and pitch scaling of the structures with increasing TEM mag-39 
nification, 160 × (b,f), 200 × (c,g) and 300 × (d,h).159 40 
 41 
Figure 9. SEM image of an array of 50 nm diameter Si nanowires 42 
etched into a Si wafer.  A sputtered Al2O3 hard mask, patterned by 43 
EBL was used as the Si etch mask.162 44 
 45 
Forward scattering can be minimised by using a high acceler-46 
ating voltage (higher energy electrons) or a thinner resist layer.  47 
Backscattered electron exposure effects are more prominent 48 
for high atomic weight (Z) materials and as such are more 49 
commonly a consequence of electron-substrate interactions.  50 
Secondary electrons are the primary electron-solid interaction, 51 
and as such they make the largest contribution to resist expo-52 
sure.  Importantly, although secondary electrons are responsi-53 
ble for most of the resist exposure, their path length in the 54 
resist is short, typically < 10 nm, and as such these electrons 55 
do not have a significant contribution to proximity effects.  56 
Proximity effects can largely be attributed to backscattered 57 
electrons which experience large angle scattering and can 58 
commonly travel large distances laterally in the substrate and 59 
resist (~1 µm for 10 keV incident beam energy).  Proximity 60 
effects due to electron-solid interactions can be corrected 61 
through careful modelling of electron scattering, typically as a 62 
point spread function (PSF) and the use of appropriate elec-63 
tron dose contour maps based on these models.
158,163
  Experi-64 
mentally derived data can also be used to develop PSFs for use 65 
in proximity effect correction (PEC).  PEC is particularly im-66 
portant for the exposure of high density features and large 67 
structures where electron scattering effects become prominent. 68 
Charge accumulation at the surface of insulating substrates is 69 
another factor that can dramatically affect resolution and 70 
alignment in EBL.  Surface charging results in an associated 71 
electric field at the substrate surface which acts to deflect the 72 
incident electron beam with detrimental effects on the EBL 73 
process.  Surface charging effects can be avoided through a 74 
number of avenues.  Deposition of a thin layer of conducting 75 
material (Au, Cr, Al or conducting polymers) atop the resist 76 
can remove surface charging effects, with the drawback of the 77 
introduction of an additional layer of material in the EBL pro-78 
cess.  Conducting polymers such as ESPACER (Showa-79 
Denko), a member of the polythiophene family, are preferable 80 
to metals such as Au due to their superior process compatibil-81 
ity.
129
  ESPACER is soluble in water and as such can be easily 82 
removed following electron beam exposure and prior to de-83 
veloping the resist, where as complete removal of Au and sim-84 
ilar metals requires harsh etching conditions which may alter 85 
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the resist, and the substrate.  Much work has been performed 1 
in the field of electron-solid interactions and as such model-2 
ling and correcting undesired electron-solid interactions is 3 
now possible.
163
  However, until EBL sample throughput 4 
times are reduced to acceptable levels for HVM, EBL will 5 
remain confined to tasks such as quantum device demonstra-6 
tion, NIL stamp fabrication and high-resolution photomask 7 
fabrication.  Development of multiple beam EBL systems will 8 
improve the throughput of EBL tools, however such systems 9 
are still unproven and require further investment to compete 10 
with their optical counterparts for a role in next generation 11 
VLSI manufacturing.
126,158,164,165
 12 
Electron beam induced deposition (EBID) can be used as a 13 
lithographic tool to produce sub-10 nm features.
152,166
  As stat-14 
ed previously, EBID essentially involves introducing a gase-15 
ous precursor species into the path of an electron beam in an 16 
EBL system.  The precursor decomposes upon electron beam 17 
exposure and directionally deposits the solid decomposition 18 
product, typically a metal such as W, or Pt, on the substrate.  19 
EBID is a capable lithographic tool for the production of de-20 
vices on a small scale.
151
  However, EBID suffers from inher-21 
ent drawbacks such as metal contamination of device struc-22 
tures and low throughput.  Consequently, EBID is more suited 23 
to small-scale applications such as photomask defect repair.  24 
Lithography using focused beams of ions such as He
+
, Ga
+
 and 25 
Ne
+
 has been used to demonstrate structures with sub-10 nm 26 
critical dimensions.
149
  Ions of He, Ga and Ne are significantly 27 
larger and heavier than electrons and as such travel shorter 28 
distances in resist materials than electrons.  Consequently, ion 29 
beam lithography is a promising technique for generating a 30 
high-density of structures in a suitable resist material.  Fur-31 
thermore, Ne
+ 
ions have been shown to transfer energy to HSQ 32 
resist more efficiently than electrons, thus facilitating high-33 
resolution pattern generation at low exposure doses.  In fact, 34 
Ne
+
 IBL has demonstrated exposure efficiencies ~1000× 35 
greater than electrons with equivalent landing energies.
150
  36 
Whilst Ga
+
 focused ion beam (FIB) systems are widely availa-37 
ble and used for a range of applications such as TEM sample 38 
preparation, optical lithography mask repair and cross-39 
sectional analysis, He
+ 
and Ne
+
 ion beam system are far less 40 
common.  He
+
 ion microscopy (HIM) has gained significant 41 
attention in recent years as it is not susceptible to surface 42 
charging effects commonly encountered in electron microsco-43 
py, and as such may be used to acquire surface sensitive imag-44 
es of insulating materials.
167
  HIM may thus be particularly 45 
suited to lithography on insulating substrates.  Although ion 46 
beam lithography techniques offer noticeable advantages over 47 
electron beam lithography in terms of reduced proximity ef-48 
fect, increased energy transfer efficiency to the resist material 49 
and reduced charging effects, significant concerns still remain 50 
with regard to ion beam stability over the timescales required 51 
for full wafer exposures.
167,168
  Consequently, ion beam lithog-52 
raphy is a very promising technique for next generation lithog-53 
raphy, but requires significant investment for scalability of the 54 
technique for HVM and for techniques such as mask produc-55 
tion where exposure times on the order of several hours will 56 
be required.  57 
Many of the issues associated with the implementation of 58 
EUV, and XRL techniques in HVM have been discussed in 59 
the previous section.  NIL is a mechanical lithography tech-60 
nique whereby a stamp or template created in a robust materi-61 
al, usually Ni or Si, for thermal NIL; PDMS for soft NIL; and 62 
quartz for step and flash NIL (S-FIL a trademark of Molecular 63 
Imprints Inc.), is pressed into a deformable resist on a sub-64 
strate.  The resist is then hardened so that when the template is 65 
removed the contours of the template are transferred to the 66 
resist.  The patterned resist can then be used for subsequent 67 
pattern transfer procedures.  NIL is a relatively inexpensive 68 
technique when compared to other nanolithography techniques 69 
and has demonstrated the production of very fine features at 70 
high areal densities.
142
  Feature sizes as small as 6 nm have 71 
been demonstrated, with half-pitches below 20 nm also readily 72 
achievable.
169
  Furthermore, NIL can be used to directly pat-73 
tern interlayer dielectric (ILD) materials such as low-k 74 
silsesquioxanes (SSQs) thus reducing the number of process 75 
steps required in the dual-damascene process typically used to 76 
form metallic interconnects.
170,171
  However, there are out-77 
standing issues concerning overlay accuracy, defect density 78 
and throughput.  Furthermore, NIL processes are mask specif-79 
ic and as such must be tuned to achieve the optimal resist vol-80 
ume for specific mask designs, which can limit the technique 81 
where large area patterns are required.  Additionally, NIL may 82 
not be compatible with pattern transfer to porous low-k mate-83 
rials used as back-end-of-line (BEOL) insulators, which are 84 
inherently brittle and may be deformed by the pressure applied 85 
during NIL.
142
  86 
Scanning probe lithography (SPL) encompasses a range of 87 
lithography techniques including, dip-pen nanolithography 88 
(DPN), local oxidation nanolithography (LON), atomic force 89 
microscope (AFM) lithography and scanning tunnelling mi-90 
croscope (STM) lithography.  Common to these techniques is 91 
the use of a scanning nanoscale probe, typically an AFM tip, 92 
to pattern a resist or substrate directly.
172,173
  In the case of 93 
DPN an AFM tip is used to transfer a material to the surface 94 
which can subsequently act as an etch mask or may act as an 95 
active device component itself.  LON is used to locally oxidise 96 
a material thus forming a patterned surface oxide by applying 97 
a voltage bias between a conductive AFM tip and the substrate 98 
material in the presence of water vapour to induce localised 99 
oxidation of the substrate through electrochemical reaction 100 
with the water vapour.     101 
 102 
Figure 10. False colour STM image of a quantum corral structure 103 
created by the atomic manipulation of 48 Fe atoms on a Cu {111} 104 
surface.  The Fe ring confines the surface electron wavefunction 105 
of the defect free Cu surface within.174 106 
AFM lithography can operate in contact mode or non-contact 107 
mode.  Contact mode AFM lithography in volves the mechan-108 
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ical patterning of a substrate much like NIL.  An AFM tip can 1 
be used to scratch or stamp a pattern into a resist material or 2 
into the substrate itself.  Non-contact mode AFM can be used 3 
to pattern materials through local oxidation of the substrate 4 
surface as in the case of LON, through local heating of a resist 5 
material using a heated AFM tip, or through local electron 6 
exposure via a field emission AFM tip.
172,173
  STM lithography 7 
has been used to produce nanostructures by a variety of 8 
means.  Scappucci et al. have reported the use of STM to se-9 
lectively dope regions on a H-terminated Ge (100) surface 10 
where H atoms have been removed by STM, thus creating 11 
doped nanowire structures.
148
  STM can also be used for the 12 
individual manipulation of atoms on a surface to produced 13 
quantum structures, such as the quantum corral reported by 14 
Crommie et al. in 1993 (figure 10).
174
  SPM lithography tech-15 
niques are inherently slow even when multiple probes are 16 
used.
175
  As such, low throughput will prevent such techniques 17 
from being used in HVM.
173
 18 
19 
20 
Top-down semiconductor lithography processes have domi-21 
nated the area of semiconductor device definition and place-22 
ment for decades.  However, as the density of devices on a 23 
chip continues to scale significant difficulties are encountered.  24 
Techniques such as EBL and XRL with significantly reduced 25 
wavelengths, may readily achieve the high densities of devices 26 
desired by the semiconductor industry, however, there are a 27 
number of difficulties associated with the integration of these 28 
short wavelength techniques in VLSI manufacturing.  Conse-29 
quently, it seems increasingly likely that current top-down 30 
processes may have to ‘reach out’ to a bottom-up technology 31 
to achieve the future goals of the semiconductor industry.  32 
Integration of bottom-up fabricated VLS nanowires in VLSI 33 
manufacturing may be a step too far in the short term as the 34 
VLSI industry is geared toward device fabrication in the plane 35 
of the Si wafer, and integration of vertically oriented and 36 
stacked FETs will require extensive design and process recon-37 
figuration.  Consequently, a bottom-up technique that facili-38 
tates continued scaling in the plane of the substrate may be a 39 
more likely first step toward the integration of a bottom-up 40 
technique in VLSI manufacturing.  One such bottom-up tech-41 
nique is that of directed self-assembly of block copolymers. 42 
43 
44 
45 
Directed self-assembly (DSA) is an advanced lithographic 46 
process based on the self-assembly of block copolymer (BCP) 47 
thin films.  BCP self-assembly involves the bottom-up, mi-48 
crophase separation of chemically different blocks within the 49 
BCP.  Typically, A-B diblock copolymers are used for DSA, 50 
where an A-B diblock copolymer consists of a linear chain of 51 
a monomer A, joined at one end by a covalent bond, to a line-52 
ar chain of monomer B.  When the two blocks, A and B, are 53 
sufficiently chemically distinct from one another, they can 54 
microphase separate so as to minimise the interaction of 55 
blocks A and B, whilst maximising the interaction between 56 
similar blocks.  The chemical interaction of the two blocks in 57 
a BCP is often quantised by the Flory-Huggins interaction 58 
parameter (χ) for that BCP system which is related to the en-59 
thalpy of mixing for that polymer system.
176
  Self-consistent 60 
mean field theory has been used to generate theoretical phase 61 
diagrams for diblock copolymer melts (figure 11).
177
  Mean 62 
field phase diagrams are presented as a plot of χN against f, 63 
where N is the degree of polymerisation of the BCP and f is 64 
the volume fraction of a reference block in the BCP.  χN is 65 
representative of the thermodynamic driving force for mi-66 
crophase separation within the diblock copolymer melt.   χ 67 
represents the enthalpic component and is inversely related to 68 
temperature and directly related to polymer chain length, 69 
whilst N represents the entropic component, which depends on 70 
the chain length dependent number of conformations that can 71 
be adopted by the polymer.  72 
Figure 12 shows schematic examples of phase morphologies 73 
within a microphase separated A-B diblock copolymer with 74 
increasing number fraction of block A (fA).
176
  Lamellar and 75 
hexagonally close packed cylinder phases of BCPs are typical-76 
ly used in DSA, where the phase of the BCP can be controlled 77 
through selection of appropriate polymer fractions in the BCP, 78 
and suitable polymer chain lengths.  The microphase separa-79 
tion of BCPs can be guided both chemically and physically 80 
through the use of careful templating techniques, i.e. directed 81 
self-assembly.  Physically guided microphase separation of a 82 
BCP is often termed graphoepitaxy.  DSA of lamella forming 83 
BCPs by graphoepitaxy, is generally achieved by creating 84 
trenches in a substrate where the trench width is an integer 85 
multiple of the block length.
176,178
   86 
 87 
Figure 11. Phase diagram of a diblock copolymer as predicted by 88 
self-consistent mean field theory.  Phases are labelled L (lamel-89 
lar), H (hexagonally arranged cylinders), Qla  d (bicontinuous Ia  d 90 
cubic), Qlm  m (body centred cubic spheres), CPS (close packed 91 
spheres), and DIS (disordered).177  92 
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 1 
Figure 12. Schematic representation of the microphase morphol-2 
ogies of an A-B diblock copolymer with increasing number frac-3 
tion of block A from left to right.176  4 
Similarly, chemically guided microphase separation of a BCP 5 
is termed chemical epitaxy.  DSA by chemical epitaxy is 6 
achieved using a substrate that has been chemically patterned 7 
to induce ordering during microphase separation of the 8 
BCP.
179,180
  Consequently, DSA by both graphoepitaxy and 9 
chemical epitaxy is heavily dependent on conventional litho-10 
graphic techniques such as those outlined in Section 3.  11 
Ordered diblock copolymer films produced by DSA can be 12 
used as high-resolution etch masks for semiconductor nan-13 
owire fabrication.  As such, DSA has gained significant inter-14 
est in the field of nanolithography in recent years.  DSA offers 15 
a number of advantages over conventional optical or direct-16 
write lithography techniques.  Firstly, DSA can achieve sub-17 
lithographic resolution by pattern multiplication, thus increas-18 
ing the density of features within low density patterns pro-19 
duced by conventional optical or mask-less lithography tech-20 
niques.
181–184
 Implementation of a pattern multiplication pro-21 
cess in current lithographic methods for VLSI manufacturing 22 
would remove the necessity for complicated techniques such 23 
as double patterning and high density lithography.
179
  DSA by 24 
chemical epitaxy has also been shown to exhibit self-healing 25 
properties, whereby defects in templates used to guide mi-26 
crophase separation are corrected in the extended pattern of 27 
the mask produced by DSA.
185,186
  Additionally, DSA is a rela-28 
tively inexpensive technique, depending on the process used to 29 
guide microphase separation.  DSA has the potential to offer 30 
very high throughput if it were incorporated with current opti-31 
cal lithography processes, and can readily achieve sub-20 nm 32 
critical dimensions by controlling the molecular weight of the 33 
polymer blocks in the BCP.  Furthermore, DSA has been 34 
shown to be capable of producing device specific geometries 35 
such as bends, T-junctions and jogs.
181,187
  Parameters such as 36 
line-edge-roughness (LER) for DSA masks are determined by 37 
the quality of the microphase separation and associated guid-38 
ing technique as well as the quality of the etch used to selec-39 
tively remove one of the blocks of the BCP.   40 
 41 
Figure 13. Typical process flows used to produce DSA of BCPs 42 
via (a) graphoepitaxy and (b) chemical epitaxy, respectively.180,188 43 
LER values as low as 1.95 nm (3σ) have been reported for 44 
lines produced by DSA of a lamella forming BCP.
179
   45 
However, there are a number of outstanding concerns associ-46 
ated with DSA as a lithographic technique.  The primary con-47 
cern with the process is high defect density, attributable to 48 
contamination, BCP purity, BCP molecular weight distribu-49 
tion, chemical uniformity of the substrate surface and defects 50 
within the DSA guiding template.  Substrate surface uniformi-51 
ty is known to be a critical factor in achieving large areas of 52 
uniformly oriented microphases in BCP films.  Consequently, 53 
there has been a large research investment in the study of self-54 
assembled molecular monolayers and polymer brush layers to 55 
tailor the substrate surface energy, and BCP wetting, for BCP 56 
self-assembly.
179,189–192
  Additionally, BCP layers are often 57 
prepared as thin monolayers of the microphases e.g. a single 58 
layer of substrate coplanar cylinders in the case of PS-b-59 
PDMS, and often have poor etch resistance, e.g. PMMA, PS.  60 
Whilst the defect density in DSA masks is improving with 61 
increased research investment, DSA processes still require 62 
further optimisation before they can be integrated into a HVM 63 
landscape.  Figure 14 shows an example of relatively large 64 
area patterning achieved via the graphoepitaxy of PS-b-65 
PDMS.
182
   Chemical epitaxy DSA techniques can ‘heal’ de-66 
fects present in the guiding template; however, chemical epi-67 
taxy has not yet demonstrated pattern multiplication to the 68 
extent of graphoepitaxy based techniques.  Thus, it is likely 69 
that each approach, chemical epitaxy and graphoepitaxy, will 70 
find their own niche application within the semiconductor 71 
industry.  Development of DSA masks with sufficient etch 72 
resistance will depend on the specific process requirements.  73 
PS-b-PDMS for example, is a promising material for DSA 74 
when a high etch resistance to Si etchants is required.  PDMS 75 
has an inorganic Si-O backbone and as such offers superior 76 
etch resistance relative to organic polymers. 77 
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 1 
Figure 14. (a) A schematic of the structure of PS-b-PDMS and 2 
the structure formed by DSA.  (b) SEM image showing large-3 
scale alignment of PDMS lines produced by the graphoepitaxy of 4 
PS-b-PDMS within 10 µm wide, PDMS brush coated trenches 5 
etched in a Si wafer.  (c) Higher magnification images of the 6 
aligned PDMS lines.  (d) FFT of the image in (b) consistent with 7 
excellent long-range ordering.  (e) Grazing incidence small angle 8 
x-ray scattering (GISAXS) pattern generated from a 1 cm2 area of 9 
the PDMS line pattern.182 10 
The outlook for DSA is promising.  DSA has already demon-11 
strated the requisite resolution capabilities for continued de-12 
vice scaling outlined within the International Technology 13 
Roadmap for Semiconductors (ITRS), defect density levels are 14 
dropping with continued research investment and issues re-15 
garding production of device specific geometries appear to be 16 
resolvable using chemical epitaxy approaches.
179
  LER and CD 17 
control issues also need to be addressed to meet ITRS specifi-18 
cations.
179
  Theoretical models predict LER to be related to χ
-19 
0.5
, in which case, BCP systems with high χ values such as PS-20 
b-PDMS (χ ~ 0.26 at room temperature) are worthy of further 21 
investigation.
182
   22 
Self-assembly of cylinder and sphere forming BCPs has also 23 
been used to produce ordered arrays of metal nanoparticles by 24 
both additive
193
 and subtractive
194
, processes.  These metal 25 
nanoparticles may then be used to produce epitaxial growth of 26 
semiconductor nanowires by means of the relevant techniques 27 
outlined in Section 2.  Furthermore, the metal nanoparticles 28 
may be used as etch masks to produced ordered arrays of ver-29 
tical nanowires by a top-down approach.  The use of BCP 30 
films to template catalysts for epitaxial nanowire growth and 31 
to template hard masks for top-down vertical nanowire array 32 
formation is an example of a synergistic process, employing 33 
both bottom-up and top-down methods.  This synergistic pro-34 
cess is to date, a poorly explored application of BCP lithogra-35 
phy which warrants further investigation. 36 
DSA is a promising blend of top-down and bottom-up tech-37 
niques for advanced lithography applications.  DSA allows a 38 
route to increased pattern resolution and feature density rela-39 
tive to conventional optical lithographic means, and whilst 40 
concerns still exist over LER, CD control and reproducibility, 41 
these concerns are gradually being improved by continued 42 
advances in the field.  DSA depends on conventional lithogra-43 
phy techniques such as optical lithography, interference lithog-44 
raphy and EBL to form guiding templates to direct the self-45 
assembly of BCPs and as such it will remain a complementary 46 
lithography technique.  However, if and when the issues asso-47 
ciated with DSA are resolved, this lithography technique may 48 
alleviate the growing demands on optical lithography and 49 
EUV for continued device scaling, thus extending the use of 50 
current optical lithography techniques in VLSI manufacturing. 51 
52 
53 
EBL is a suitable tool for the preparation of ordered arrays of 54 
metal nanoparticles by subtractive or additive processes.  Or-55 
dered arrays of metal nanoparticles can be readily prepared 56 
using a positive tone EBL process to generate a metal lift-off 57 
mask.
25,88,97,195
  This process can be used to produce epitaxial 58 
nanowire growth via a VLS-type mechanism through careful 59 
control of the metal substrate interface, and choice of an ap-60 
propriate substrate material, using nanowire growth methods 61 
such as those outlined in section 2.  Coupling EBL and self-62 
assembly of BCPs allows the production of defect free high-63 
density arrays of dot structures.
196
 64 
Similarly, phase shift lithography and interference lithography 65 
have been shown to be capable of producing very fine dot 66 
structures for the fabrication of metal nanoparticle arrays.
197,198
  67 
Metal nanoparticle arrays formed by these methods, too, could 68 
be used for the fabrication of nanowire arrays by bottom-up 69 
means. 70 
71 
Nanosphere lithography (NSL) can be used to produce ordered 72 
arrays of vertical nanowires.  NSL uses the bottom-up self 73 
assembly of spherical particles, such as polystyrene spheres, to 74 
create dot/anti-dot arrays on the surface of a substrate, which 75 
then may be used to transfer the pattern to the substrate creat-76 
ing structures such as vertically aligned nanowire arrays.
21,199–77 
201
  NSL can be used to produce arrays of vertical Si nanowires 78 
using a metal-assisted etching approach as shown in figure 15 79 
below.  Combined use of NSL and metal-assisted etching 80 
(MAE) provides a route to forming arrays of long (> 10 µm) 81 
Si nanowires which have applications in fields such as vertical 82 
ICs and solar cells (figure 15).
21
  NSL can also be used to cre-83 
ate an anti-dot array mask for the evaporation of arrays of 84 
metal nanoparticles for use as catalysts for epitaxial nanowire 85 
growth.
199
 86 
87 
88 
A range of processes exist which use both bottom-up and top-89 
down techniques in tandem to produce semiconductor nan-90 
owires.  One example of such a technique is the supperlattice 91 
nanowire pattern transfer (SNAP) technique.
202
 The SNAP 92 
technique is based on the formation of a stamp by selectively 93 
etching one of the layers in a superlattice material grown by a 94 
bottom-up epitaxy technique, such as MBE.  Angular deposi-95 
tion of a metal on the etched superlattice then allows creation 96 
of a metal stamp which is pressed against the material of 97 
choice producing a metal grating which acts as an etch mask 98 
for the fabrication of nanowire arrays by pattern transfer.   99 
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 1 
Figure 15. Schematic of NSL process for the fabrication of verti-2 
cal Si nanowire arrays via MAE.201,203 3 
Figure 16, shows a schematic of the SNAP process.  The 4 
SNAP process has been used successfully to produce arrays of 5 
Si nanowires from SOI, as well as metal nanowires formed 6 
directly from the stamp.  However, the technique is limited in 7 
terms of the geometries of the structures that can be produced, 8 
and the complexity of the process for large-scale nanowire 9 
fabrication.  Furthermore, the SNAP technique is susceptible 10 
to many of the pitfalls associated with NIL outlined in Section 11 
3.2.  NIL can be used to created arrays of metal nanoparticles 12 
for bottom-up nanowire growth.
204
  This process involves im-13 
printing a bilayer positive-tone resist, developing the imprint-14 
ed resist and evaporating a metal layer to produce arrays of 15 
metal nanoparticles by lift-off.  The metal nanoparticles can 16 
subsequently be used as catalysts for nanowire array produc-17 
tion by standard nanowire growth procedures.  18 
AAO membranes with HCP pore arrangements are formed by 19 
a bottom-up process, as discussed in Section 2.2.  When pre-20 
pared as thin films, these ordered porous AAO membranes can 21 
be used as masks to produce patterned metal films on Si sub-22 
strates for MAE of Si, producing ordered arrays of vertical Si 23 
nanowires.
205,206
  MAE techniques usingpatterned metal layers 24 
are successful at producing dense, ordered arrays of vertical 25 
nanowires with high aspect ratios.  However, as with all MAE 26 
techniques, the nanowires produced have rough sidewalls thus 27 
inhibiting their use in logic applications where surface scatter-28 
ing of charge carriers is a significant drawback.
201,207
   29 
 30 
Figure 16. Schematic of the SNAP process for production of 31 
aligned nanowires.202 32 
Nanowires produced by these methods are likely to find appli-33 
cations in solar cell, thermoelectric generator, sensor or battery 34 
anode applications where the increased surface area of nan-35 
owires with rough sidewalls may be beneficial to device per-36 
formance.
208,209
  37 
Ion track etched membranes are an example of another nan-38 
owire template material.  These membranes are formed in a 39 
top-down process by ion etching of a polymer material, pro-40 
ducing cylindrical or tapered pores.  Infilling ion track etched 41 
membranes by methods such as electrodeposition can produce 42 
arrays of nanowires.
210
  Whilst this method can be used to 43 
produce some interesting network structures (figure 17), it is 44 
unlikely to find use in VLSI manufacturing due to the com-45 
plexity of the process and the difficulty producing single-46 
crystalline materials within these membranes. 47 
 48 
Figure 17. SEM images of polycrystalline Pt nanowire networks 49 
produced within ion track etched membranes: (a) low magnifica-50 
tion SEM images of Pt nanowire networks, (b) high magnification 51 
SEM image of nanowire junctions and (c) cross-section of a nan-52 
owire network composed of 35 nm diameter nanowires. 53 
 54 
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1 
2 
3 
High charge carrier mobility materials have been subject to 4 
significant research investigation in the past few decades.  5 
These materials offer increased transconductance relative to 6 
Si, and as such, devices constructed from these materials may 7 
achieve similar drive current at lower power, or operate as 8 
high performance devices at equivalent power, to current Si 9 
devices.
211
  Many materials are under consideration for inte-10 
gration in future CMOS devices due to their increased charge 11 
carrier mobility relative to Si.
12,211–213
  Ge, for example, exhib-12 
its hole mobility over four times that of Si, and as such is a 13 
strong contender for use in future p-FET devices.  Likewise, 14 
InSb, InAs and graphene demonstrate massively increased 15 
electron mobility relative to Si.
212,214
  However, these high 16 
mobility materials are not without their drawbacks.  Often, Ge 17 
and III-V materials possess complex native oxides with poor 18 
chemical or electrical properties for device fabrication.
112
  19 
GeO2, a component of the complex native oxide on Ge crys-20 
tals, is water soluble and as such must be removed or capped 21 
with a more suitable material to facilitate processing steps 22 
involved in device manufacturing.  Additionally, GeO, another 23 
component of the native oxide on Ge, desorbs at temperatures 24 
above 400 °C, which may result in detrimental effects on over-25 
lying layers during annealing steps in device manufacturing.   26 
Similar difficulties have been reported for III-V materials such 27 
as GaAs and In1-xGaxAs, whose complex native oxides prevent 28 
the formation of a stable semiconductor-insulator interface.  29 
The result is a high density of interface states at the semicon-30 
ductor-insulator interface in the gate stack.
111,215
  Interface 31 
states often lie near the mid band-gap of the semiconductor 32 
and can lead to Fermi-level pinning at the semiconductor sur-33 
face.  Fermi-level pinning can result in a number of detri-34 
mental effects on device performance, including, rectifying 35 
characteristics in metal-semiconductor contacts, and depletion 36 
of free charge carriers in the device channel at the semicon-37 
ductor-insulator interface.
104,216
  Interface states result from 38 
unsaturated surface atoms, which act as charge acceptors and 39 
donors at the semiconductor surface.  Consequently, reduction 40 
of the density of interface states is dependent on the formation 41 
of a stable and saturated semiconductor surface.  There have 42 
been significant investigations into improvement of the elec-43 
trical and chemical interfaces with these materials to facilitate 44 
their integration within next generation CMOS devices.  The 45 
use of a capping Si layer of the order of a few monolayers 46 
thickness has been successful in reducing the density of inter-47 
face states (Dit) in GaAs from 10
13 
cm
-2
 eV
-1 
to 10
11
 cm
-2
 eV
-48 
1
.
215
  Similarly, deposition of SiO2 directly on an untreated Ge 49 
surface results in a relatively high Dit of 10
13 
cm
-2
 eV
-1
, whilst, 50 
formation of a Ge(100)/GeOxNy/HfO2/Pt gate stack produced a 51 
Dit of 3 × 10
11
 cm
-2
 eV
-1
.
111,112
  A further promising route to-52 
ward improving the interface of inorganic semiconductor ma-53 
terials with gate-dielectric layers may be through the use of an 54 
appropriate organic dielectric material chemically tethered to 55 
the semiconductor.  Extensive research has been pursued in 56 
the field of chemical functionalisation of Ge and III-V surfac-57 
es with high coverage of organic ligands.
217–219
  High-k organic 58 
gate-dielectrics have been investigated primarily for use with 59 
organic FET devices, and have demonstrated competitive lev-60 
els of performance when compared with current VLSI devic-61 
es.
220
  Consequently, the molecular tethering of high-k organic 62 
molecules directly to these surfaces may allow a route to high-63 
k insulating layers with low Dit, thus improving device per-64 
formance. 65 
Graphene has demonstrated impressive electrical performance 66 
in reported device applications with charge carrier mobilities 67 
as high as 230000 cm
2
V
-1
s
-1
.
221
  However, there are a number 68 
of outstanding concerns with regard to the integration of gra-69 
phene in VLSI manufacturing.  Firstly, pristine graphene is a 70 
zero-gap semi-metal and as such exhibits poor switching be-71 
haviour in logic device applications.  Significant efforts have 72 
been made to introduce a large and reproducible band-gap into 73 
graphene.  These efforts have included quantum confinement 74 
of graphene within graphene nanoribbon (GNR) structures, 75 
doping, edge functionalisation and use of bilayer graphene.
221
  76 
Additionally, there are serious concerns regarding graphene 77 
processing for device fabrication.  Production of large area, 78 
single layer graphene is a challenging task, and handling such 79 
a delicate material has associated difficulties.  Metals and 80 
gate-oxides exhibit poor adhesion to graphene and graphene 81 
layers are extremely vulnerable to plasma induced damage.
222
  82 
Despite the many concerns regarding implementation of gra-83 
phene in CMOS manufacturing, it maintains a massive re-84 
search impetus and is firmly implanted on the ITRS for con-85 
tinued investigation.
12
 86 
Similarly, carbon nanotube (CNT) structures have been inves-87 
tigated heavily for use as FET semiconductor channels and as 88 
metallic interconnect materials.
223
  The primary difficulty with 89 
CNT material preparation for FET and interconnect applica-90 
tions is controlling the electronic band structure of the materi-91 
al, which is dependent on CNT growth direction, and diame-92 
ter.
224
  Furthermore, CNTs are subject to alignment and inte-93 
gration issues inherent to bottom-up nanowire and nanotube 94 
synthesis techniques as outlined in section 2.2.  95 
The introduction of high-k dielectric materials in the gate stack 96 
of the active devices in VLSI manufacturing in recent years 97 
has paved the way for the introduction of high mobility, non-98 
Si materials for FET applications.  Materials such as Ge and 99 
III-Vs have long been held back by issues associated with their 100 
complex native oxides.  However, the transition of the semi-101 
conductor industry from a SiO2 gate dielectric to materials 102 
such as HfO2, Al2O3 and ZrO2,
59
 has reignited interest in these 103 
high mobility materials.  Consequently, there has been heavy 104 
research investment in the preparation of high-k materials on 105 
high mobility materials in recent years.
111,112
 106 
 107 
108 
The continued scaling of semiconductor devices in the VLSI 109 
industry has created a landscape where the introduction of 110 
nanowire or nanoribbon devices into mass production seems 111 
increasingly likely.  As the density of semiconductor devices 112 
in VLSI architectures increases there has been an associated 113 
shift of the semiconductor channel from a planar orientation, 114 
to the recently developed fin structure where the semiconduc-115 
tor channel is raised above the surface of the Si wafer.  A nat-116 
ural progression from the finFET or tri-gate structure would 117 
appear to be a nanowire structure, be it lateral – parallel to the 118 
substrate – or vertical.  The benefits of nanowires have been 119 
highlighted for a number of years now.  Semiconductor nan-120 
  
15 
owires allow production of GAA devices which offer superior 1 
control of the device channel and thus improved switching 2 
speed and on/off ratios.  A nanowire structure can also be used 3 
to create quantum well, core-shell structures with improved 4 
electrical transport properties relative to standard structures.  5 
Nanowires may also incorporate strain, a prerequisite in cur-6 
rent VLSI devices
16,225,226
, through the incorporation of do-7 
pants or a lattice mismatched shell material.
227,228
 8 
The exact fabrication route to future semiconductor nanowire-9 
based integrated circuits is as yet, unclear; however, it is quite 10 
probable that the route will incorporate both top-down and 11 
bottom-up techniques in tandem to allow a scalable path to 12 
nanowire integrated circuit fabrication.  Bottom-up nanowire 13 
growth processes allow routes to structures that may not be 14 
produced by top-down means, and also may allow production 15 
of exotic channel materials that may not be accessible in the 16 
bulk wafer form.  Bottom-up grown semiconductor nanowires 17 
often exhibit faceted surfaces that may not be achieved by top-18 
down fabrication.  Control of the crystal surface facets formed 19 
during nanowire growth, may allow control over the density of 20 
interface states formed at nanowire surfaces, which is particu-21 
larly important for Ge and III-V materials to develop improved 22 
device performance.  Top-down processes such as optical and 23 
electron beam lithography consistently demonstrate their supe-24 
riority in the nanometre control of device definition and 25 
placement.  DSA of BCP films is an example of the synergis-26 
tic cooperation of a bottom-up self-assembly process and tra-27 
ditional top-down lithography, allowing routes to aligned pat-28 
tern multiplication, which is not feasible by either technique 29 
alone.  As such, a conservative prediction would be that future 30 
nanowire-based electronics will be fabricated by a cooperative 31 
mix of both bottom-up and top-down processes.   32 
Table 1, summarizes the achievable minimum feature sizes, 33 
and potential feature pitch, using a number of top-down and 34 
synergistic fabrication processes.  All of the techniques listed 35 
in table 1 are suitable for the fabrication of nanowire arrays.  36 
However, the choice of a suitable technique for the fabrication 37 
of a particular nanowire system requires the consideration of 38 
all aspects of the fabrication technique, and not merely the 39 
ultimate resolution.  AAO for example is usually used to pre-40 
pare arrays of nanowires oriented vertically with respect to a 41 
substrate.  Interference lithography is suited to the fabrication 42 
of linear arrays of nanowire structures and does not typically 43 
allow routes to arbitrary shapes and nanowire layouts such as 44 
those achievable via top-down optical lithography or direct-45 
write charged particle lithography.  Consequently, considera-46 
tion of a number of fabrication techniques may be required 47 
when developing a nanowire fabrication process, and the ben-48 
efits and drawbacks of each technique should be carefully 49 
weighed against one another so as to identify the technique 50 
best suited to the fabrication of the desired product. 51 
 52 
 53 
 54 
 55 
 56 
 57 
 58 
 59 
 60 
Fabrication 
Technique 
Minimum 
Feature Size 
Linear Feature 
Pitch 
Top-Down Optical 
Lithography 
< 10 nm < 40 nm
146
 
Interference Li-
thography 
< 15 < 25 nm
133,198
 
Direct-Write 
Charged Particle 
Lithography 
< 5 nm < 10 nm
155
 
NIL < 10 nm < 20 nm
142
 
SPL < 1 nm < 2 nm
172
 
DSA < 5nm < 20 nm
179,229
 
AAO < 20 nm < 50 nm
230
 
Bottom-Up EBL 
Synergy  
< 30 nm
25
 < 500 nm 
NSL < 15 nm  200 nm
231
 
Table 1. Minimum feature sizes and potential minimum linear 61 
feature pitch achievable by a number of top-down and synergistic 62 
lithography techniques. 63 
 64 
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